Effective length of memory


in a microprocessor, a cache access takes 2 clock cycle. data access from main memory over the bus to the processor takes three clock cycles in the case of no wait state insertion, the data are delivered to the process in parallel with delivery to the cache. calculate the effective length of memory cycle given a hit ratio of 0.89 and clocking rate of 36.78MHz.