Computer architecture (cache memory)


for the cache design of the preceding problem,suppose that increasing the line size from one word to four words results in a decrease of the read miss rate from 3.2% to 2.1%.for both the nonburst and the burst transfer case ,what is the average miss penalty,averaged over sll reads,for the two different line sizes?