Consider a write-back, n-way set associative cache with the following specifications
Physical Address : 16bits
Set Size: 4
Block Size: 8 Bytes (Not including tag & valid bits)
Ceil(log2 ( n!)) bits per set are required to implement the LRU replacement policy
2 status bits (1 valid bit, 1 dirty bit)
How many bits are stored per set?